To address memory and computation resource limitations for hardware-oriented acceleration of deep convolutional neural networks (CNNs), we present a computation flow, stacked filters stationary flow (SFS), and a corresponding data encoding format, relative indexed compressed sparse filter format (CSF), to make the best of data sparsity, and simplify data handling at execution time. And we also propose a three dimensional Single Instruction Multiple Data (3D-SIMD) processor architecture which takes full advantage of these two features. Comparing with the state-of-the-art result (Han et al., 2016b) , our method achieved 1.11× improvement in reducing the storage required by AlexNet, and 1.09× improvement in reducing the storage required by SqueezeNet, without loss of accuracy on the ImageNet dataset. Moreover, using this approach, chip area for logics handling irregular sparse data access can be saved.
INTRODUCTION
CNNs have achieved substantial progress during the past years. But hardware resource limitations have hindered their wide usage in embedded devices. Various efforts have been made to address this issue, such as ShiftCNN (Gudovskiy & Rigazio, 2017) , Ristretto (Gysel, 2016) , Eyeriss (Chen et al., 2017) , Deep Compression (Han et al., 2016b) and EIE (Han et al., 2016a) . Through compressing deep neural networks with pruning, trained quantization and Huffman coding, Deep Compression (Han et al., 2016b) , the best paper of ICLR 2016, achieved state-of-the-art result in reducing storage requirement of neural networks without affecting their accuracy.
In spite of the great progress achieved till now, there are still many problems to be solved. The first problem is manipulating compressed sparse data consumes considerable extra clock cycles and need extra logics (about 19.1% chip area in (Han et al., 2016a) ). Several sparse matrix encoding formats have been proposed, such as CSC, CSR and CISR (Fowers et al., 2014) . But existing encoding formats complex the computation at runtime due to its irregular memory access characteristics. This results in inefficiency in parallelizing computation and bigger chip area. Therefore, it would be desirable if the encoding can be directly used during run time. The second one is, for deeply compressed sparse networks, the computational efficiency of recently proposed hardware acceleration designs, such as Eyeriss (Chen et al., 2017) , DVAS (Moons & Verhelst, 2015) , ENVISION (Moons et al., 2017) , DNPU (Shin et al., 2017) , etc. , is fairly low. In this paper we present a novel computation flow SFS, and a corresponding memory layout and encoding format CSF which achieves the desirable goal that it can be directly used at run time. We also propose a 3D-SIMD processor architecture to illustrate how to accelerate deep CNNs by taking advantage of SFS flow and CSF format.
STACKED FILTERS STATIONARY FLOW (SFS) AND RELATIVE INDEXED COMPRESSED SPARSE FILTER (CSF) FORMAT
Computations of convolutional and fully connected layers in CNNs can be unified into one formula Eq.1 (ignoring biases). Eq. 2-5 illustrate our approach. V o , V i and W f are the matrices of the output feature maps, input feature maps and filters, respectively. S is a given stride size. C is the channel number. K is the filter kernel size. M is the total filter number. M is the number of batches and m is the batch size. Filters are firstly grouped into M batches (Eq.2), and each W f (n) is then reshaped to W f (n) (Eq.3). One channel of feature data will convolute with m filters from the same channel at a time (Eq.4). At the end of computation, V o (n) should be concatenated back to V o (Eq.5).
As to encoding format, our approach is to further rearrange the memory layout of the m filters illustrated in figure 1a , storing the elements column by column. So in computation flow SFS, when each element in the feature map multiplies with a column of data from m filters, the filter weights could be loaded sequentially. The first line in figure 1b illustrates the changing. If there is any weight value equals to 0, just remove the column contains that value, add one to the relative index in the next column, and subtract one to the pointer next to it. The non-zero value number (includes padding zeros) of a column is given by the next pointer. Column pointer is 0 means all the values in the column before the pointer equal to 0. Relative column pointer is not needed when parameters are stored in files. 3 3D-SIMD PROCESSOR ARCHITECTURE SFS flow and CSF encoding format are the key features of the proposed 3D-SIMD processor architecture, see figure 2. In this architecture, after feature data are loaded into the line buffer and window registers from a single channel of input feature map, and m filter data from the same channel are loaded to the local buffer, each element in the window will multiply with a column of data from m filters at the same position. So data in CSF format can be directly used at run time, and all zeros are skipped as designed. No complex sparse data handling logic is required.
RESULT
The distribution of continuous zero numbers after applying the changing is first evaluated. As figure Local filter buffer
Figure 2: 3D-SIMD processor architecture.
index values, and there will be fewer padding zeros. This will further reduce storage space. The distribution of continuous nonzero numbers after applying the changes is also evaluated. The distribution also narrows to the left. It means the computation load balance during execution will be better comparing to reference work. The effect of batch size m is also analyzed. It shows that there do exist an optimum batch size for each layer. Smaller batch size requires smaller local buffer, but the input feature map need to be load more times. For simplicity, all the experiments in this section use filter number as the batch size. That means, all the filters and input feature maps are loaded only one time and the output feature maps are saved one time for one reference. (Han et al., 2016b) .
The following formula is used to find the best bit number to store the relative index values of each layer:
arg min bit {f total bits (bit) = N z num × bit + max i=2 bit zero stat[i] × ( i 2 bit ) × (wbit + bit)} (7) N z num: the number of non-zero weight values; wbit: the number of bits to store weight value; bit: the number of bits to store relative index value; zero stat: the distribution of continuous zero numbers. Table 1 and table 2 illustrate the improvement in each layer of Alexnet comparing to former work and the improvement of storage requirement after applying our method.
